

Optimizing reconfigurable pipelines in ZIRIA

Gordon Stewart (Princeton), Mahanth Gowda (UIUC), Geoff Mainland (Drexel), Cristina Luengo (UPC), Anton Ekblad (Chalmers), Bozidar Radunovic (MSR), Dimitrios Vytiniotis (MSR)

What is ZIRIA*

- A programming language for bit stream and packet processing
- Programming abstractions well-suited for wireless PHY implementations in software (e.g. 802.11a/g)
- Optimizing compiler that generates real-time code
- Developed @ MSR Cambridge, open source under Apache 2.0
 www.github.com/dimitriv/Ziria

http://research.microsoft.com/projects/Ziria

- Repo includes a protocol compliant line-rate WiFi RX & TX PHY implementation
- * In past presentations referred to as "WPL" and "Blink"

ZIRIA: A 2-level language

- Lower-level
 - Imperative C-like language for manipulating bits, bytes, arrays, etc.
 - $\cdot\,$ Aimed at EE crowd (used to C and Matlab)
- Higher-level:
 - Monadic language for specifying and composing stream processors
 - Enforces clean separation between <u>control</u> and <u>data</u> flow
 - · Intuitive semantics (in a process calculus)
- Runtime implements low-level execution model
 - · inspired by stream fusion in Haskell
 - \cdot provides efficient sequential and pipeline-parallel executions

ZIRIA programming abstractions





ZIRIA programming abstractions



* Types similar to (but a lot simpler than) Haskell Pipes types

Control-aware streaming abstractions



Data- and control-path composition

(>>>) :: ST T a b -> ST T b c -> ST T a c
(>>>) :: ST (C v) a b -> ST T b c -> ST (C v) a c
(>>>) :: ST T a b -> ST (C v) b c -> ST (C v) a c

Composition along "control path" (like a monad*)

Composition along "data path" (like an arrow)

(>>=) :: ST (C v) a b -> (v -> ST x a b) -> ST x a b return :: v -> ST (C v) a b

Data- and control-path composition



* Like Yampa's switch, but using different channels for control and data

Data- and control-path composition

(>>>) :: ST T a b -> ST T b c -> ST T a c
(>>>) :: ST (C v) a b -> ST T b c -> ST (C v) a c
(>>>) :: ST T a b -> ST (C v) b c -> ST (C v) a c

Reinventing a classic: The "Fudgets" GUI monad [Carlsson & Hallgren, 1996] Composition along "control path" (like a monad*)

Composition along "data path" (like an arrow)

(>>=) :: ST (C v) a b -> (v -> ST x a b) -> ST x a b return :: v -> ST (C v) a b

* Like Yampa's switch, but using different channels for control and data



* Like Yampa's switch, but using different channels for control and data







WiFi receiver (simplified)



Fitting together low and high-level parts

```
let comp scrambler() =
                            var scrmbl st: arr[7] bit := { '1, '1, '1, '1, '1, '1, '1, '1; '1
                            var tmp,y: bit;
   Low-level
                            repeat {
imperative code
                                (x:bit) <- take;</pre>
                                do {
                                   tmp := (scrmbl_st[3] ^ scrmbl_st[0]);
                                   scrmbl_st[0:5] := scrmbl_st[1:6];
                                   scrmbl st[6] := tmp;
                                   v := x^{+} tmp
                                };
                                emit (y)
```

Optimizing ZIRIA code

- 1. Exploit monad laws, partial evaluation
- 2. Fuse parts of dataflow graphs
- 3. Reuse memory, avoid redundant memcopying
- 4. Compile expressions to lookup tables (LUTs)
- 5. Pipeline vectorization transformation
- 6. Pipeline parallelization

Optimizing ZIRIA code

- 1. Exploit monad laws, partial evaluation
- 2. Fuse parts of dataflow graphs
- 3. Reuse memory, avoid redundant memcopying
- 4. Compile expressions to lookup tables (LUTs)

5. Pipeline vectorization transformation

6. Pipeline parallelization



Pipeline vectorization

for suitable N,M.

Pipeline vectorization

Problem statement: given (c :: ST x a b), automatically rewrite it to c_vect :: ST x (arr[N] a) (arr[M] b)

for suitable N,M.

Benefits of vectorization

- Fatter pipelines => lower dataflow graph interpretive overhead
- Array inputs vs individual elements => more data locality
- Especially for bit-arrays, enhances effects of LUTs

```
seq { x <- takes 80</pre>
```

```
; var y : arr[64] int
```

```
; do { y := f(x) }
```

```
; emit y[0]
```

```
; emit y[1]
```

```
}
```

```
seq { x <- takes 80
  ; var y : arr[64] int
  ; do { y := f(x) }
  ; emit y[0]
  ; emit y[1]
  }</pre>
```

 Assume we have *cardinality info*: # of values the component takes and emits before returning (Here: ain = 80, aout = 2)
 Feasible vectorization set:

 { (din,dout) | din `divides` ain, dout `divides` aout }

```
Assume we have cardinality info: # of values
                                     1.
seq { x <- takes 80</pre>
                                          the component takes and emits before
     ; var y : arr[64] int
                                           returning (Here: ain = 80, aout = 2)
     ; do { y := f(x) }
                                          Feasible vectorization set:
                                     2.
                                            { (din,dout) | din `divides` ain,
     ; emit y[0]
                                                          dout `divides` aout }
     ; emit y[1]
                                                                             e.g.
                                                                             din = 8,
                                  seq { var x : arr[80] int
                                                                             dout =2
                                      ; for i in 0..10 {
                                            (xa : arr[8] int) <- take;</pre>
                                             x[i*8,8] := xa;
                                         }
                                      ; var y : arr[64] int
                                      ; do { y := f(x) }
                                      ; emit y }
```



Impl. keeps feasible sets and not just singletons

seq { x <- c1 ; c2 }

c1_v1 :: ST (C v) (arr[80] int) (arr[2] int) c1_v2 :: ST (C v) (arr[16] int) (arr[2] int)

Well-typed choice: c1_v1 and c2_v2 Hence: we must keep sets

c2_v1 ::ST (C v) (arr[24] int) (arr[2] int) c2_v2 :: ST (C v) (arr[16] int) (arr[2] int)

Transformer vectorizations

Without loss of generality, every ZIRIA transformer can be treated as: repeat c

where c is a computer

How to vectorize (**repeat** c)?

How to vectorize (**repeat c**)?

- Let c have cardinality info (ain, aout)
- Can vectorize to all divisors of ain (aout) [as before]

How to vectorize (**repeat c**)?

- Let c have cardinality info (ain, aout)
- Can vectorize to all divisors of ain (aout) [as before]
- Can also vectorize to all multiples of ain (aout)

How to vectorize (**repeat c**)?

- Let c have cardinality info (ain, aout)
- Can vectorize to all divisors of ain (aout) [as before]
- Can also vectorize to all multiples of ain (aout)

Why? It's a TRANSFORMER, it's supposed to always have data to process

How to vectorize (**repeat c**)?

- Let c have cardinality info (ain, aout)
- Can vectorize to all divisors of ain (aout) [as before]
- Can also vectorize to all multiples of ain (aout)

Why? It's a TRANSFORMER, it's supposed to always have data to process



Transformers-before-computers

``lt's a TRANSFORMER, it's supposed to always have data to process"









QUIZ: Is vect. (ST T (arr[8] int) (arr[4] int) correct?

Transformers-before-computers

- ANSWER: No! (repeat c) may consume data destined for c2 after the switch
- SOLUTION: consider (K*ain, N*K*aout), NOT arbitrary multiples[°]

Assume c1 vectorizes to input (arr[4] int)

```
seq { x <- (repeat c) >>> c1
  ; c2 }
  ain = 1, aout =1
```

QUIZ: Is vect. (ST T (arr[8] int) (arr[4] int) correct?

Transformers-before-computers

- ANSWER: No! (repeat c) may consume data destined for c2 after the switch
- SOLUTION: consider (K*ain, N*K*aout), NOT arbitrary multiples[°]

(°) caveat: assumes that (repeat c) >>> c1 terminates when c1 and c have returned. No "unemitted" data from c

> Assume c1 vectorizes to input (arr[4] int)

QUIZ: Is vect. (ST T (arr[8] int) (arr[4] int) correct?

seq { x <- c1 >>> (repeat c) ; c2 }





QUIZ: Is vect. (ST T (arr[4] int) (arr[8] int) correct?

- ANSWER: No! (repeat c) may not have a full 8-element array to emit when c1 terminates!
- SOLUTION: consider (N*K*ain, K*aout), NOT arbitrary multiples
 [symmetrically to before]



Assume c1 vectorizes to output (arr[4] int)

QUIZ: Is vect. (ST T (arr[4] int) (arr[8] int) correct?

How to choose final vectorization?

• In the end we may have very different vectorizations

$$256 \xrightarrow{\text{c1_vect}} 4 \xrightarrow{\text{4}} 4 \xrightarrow{\text{c2_vect}} 256$$

$$128 \xrightarrow{\text{c1_vect'}} 64 \xrightarrow{\text{64}} 64 \xrightarrow{\text{c2_vect'}} 128$$

- Which one to choose? Intuition: prefer fat pipelines
- Failed idea: maximize sum of pipeline arrays
- Alas it does not give <u>uniformly fat pipelines</u>: 256+4+256 > 128+64+128

How to choose final vectorization?

Solution: From paper of Kelly et al. on *distributed optimization*

$$256 \xrightarrow{4} 4 \xrightarrow{4} c2_{vect} 256$$

$$128 \xrightarrow{c1_{vect'}} 64 \xrightarrow{64} 64 \xrightarrow{c2_{vect'}} 128$$

- · Idea: maximize sum of a convex function (e.g. log) of sizes of pipeline arrays
- $\log 256 + \log 4 + \log 256 = 8 + 2 + 8 = 18 < 20 = 7 + 6 + 7 = \log 128 + \log 64 + \log 128$
- Sum of log(.) gives uniformly fat pipelines and can be computed locally

Final piece of the puzzle: pruning

- As we build feasible sets from the bottom up we *must not discard vectorizations*
- But there may be multiple vectorizations with the same type, e.g.

$$\xrightarrow{8} c1_vect \xrightarrow{4} \xrightarrow{4} c2_vect \xrightarrow{8}$$

$$\xrightarrow{8}_{c1_vect'} \xrightarrow{2}_{c2_vect'} \xrightarrow{8}_{c2_vect'} \xrightarrow{8}_{c2_vect'}$$

- Which one to choose? [They have same type (ST x (arr[8] bit) (arr[8] bit)]
- We must prune by choosing one per type to avoid search space explosion
- Answer: keep the one with maximum utility from previous slide

Vectorizing the Wifi TX

do { hInfo \leftarrow 8-{emitHeader VECT(())}-8 >>> 2 8-{scrambler_VECT (())}-8 ≫ 3 8-{encode12 VECT (())}-8 >>> 4 8-{interleaver bpsk V(())}-8 >>> 5 8-{modulate_bpsk_VECT (())}-8 >>> 8-{map_ofdm_VECT (())}-64 ≫ 6 7 64-{tIFFT_VECT (())}-160; 8 8-{scrambler_VECT (())}-8 ≫ 9 8-{encode12_VECT (())}-8 >>> 10 8-{interleaver_qpsk_VECT (())}-8 >>>> 11 8-{modulate_qpsk_VECT (())}-4 >>> 12 4-{map_ofdm_VECT (())}-64 ≫ 13 64-{tIFFT VECT (())}-160

Vectorization and LUT synergy

```
let comp scrambler() =
  var scrmbl st: arr[7] bit :=
          { '1, '1, '1, '1, '1, '1, '1};
 var tmp,y: bit;
  repeat {
      (x:bit) <- take;</pre>
      do {
        tmp := (scrmbl_st[3] ^ scrmbl_st[0]);
        scrmbl_st[0:5] := scrmbl_st[1:6];
        scrmbl st[6] := tmp;
        y := x ^ tmp
      };
      emit (y)
  }
```

RESULT: ~ 1Gbps scrambler

Vectorization and LUT synergy

```
let comp scrambler() =
  var scrmbl st: arr[7] bit :=
                                                   let comp v scrambler () =
          { '1, '1, '1, '1, '1, '1, '1};
                                                     var scrmbl st: arr[7] bit :=
  var tmp,v: bit;
                                                             { '1, '1, '1, '1, '1, '1, '1};
                                                     var tmp,y: bit;
  repeat {
      (x:bit) <- take;</pre>
                                Vectorization
                                                     var vect ya 26: arr[8] bit;
      do {
                                                     let auto map 71(vect xa 25: arr[8] bit) =
        tmp := (scrmbl_st[3] ^ scrmbl_st[0]);
                                                       LUT for vect j 28 in 0, 8 {
        scrmbl_st[0:5] := scrmbl_st[1:6];
                                                             vect ya 26[vect j 28] :=
        scrmbl st[6] := tmp;
                                                                tmp := scrmbl_st[3]^scrmbl_st[0];
        y := x ^ tmp
                                                                scrmbl st[0:+6] := scrmbl st[1:+6];
      };
                                                                scrmbl st[6] := tmp;
                                                                y := vect_xa_25[0*8+vect_j_28]^tmp;
      emit (y)
                                                                return v
                                                           };
                                                           return vect ya 26
```

```
RESULT: ~ 1Gbps scrambler
```

in map auto_map_71

Vectorization and LUT synergy

```
let comp scrambler() =
     var scrmbl st: arr[7] bit :=
                                                    let comp v scrambler () =
             { '1, '1, '1, '1, '1, '1, '1};
                                                      var scrmbl st: arr[7] bit :=
     var tmp,y: bit;
                                                              { '1, '1, '1, '1, '1, '1, '1};
                                                      var tmp,y: bit;
     repeat {
         (x:bit) <- take;</pre>
                                  Vectorization
                                                      var vect ya 26: arr[8] bit;
         do {
                                                      let auto map 71(vect xa 25: arr[8] bit) =
           tmp := (scrmbl_st[3] ^ scrmbl_st[0]);
                                                        LUT for vect j 28 in 0, 8 {
           scrmbl_st[0:5] := scrmbl_st[1:6];
                                                              vect ya 26[vect j 28] :=
           scrmbl st[6] := tmp;
                                                                 tmp := scrmbl_st[3]^scrmbl_st[0];
           y := x ^ tmp
                                                                 scrmbl st[0:+6] := scrmbl st[1:+6];
         };
                                                                 scrmbl st[6] := tmp;
                                                                 y := vect xa 25[0*8+vect j 28]^tmp;
         emit (y)
                                                                 return v
                                                            };
                                                            return vect ya 26
     Automatic lookup-table-compilation
                                                      in map auto_map_71
Input-vars = scrmbl st, vect xa 25 = 15 bits
Output-vars = vect_ya_26, scrmbl_st = 2 bytes
                                               RESULT: ~ 1Gbps scrambler
IDEA: precompile to LUT of 2^{15 *} 2 = 64K
```

Conclusions and current work

- Similar correctness issues as in vectorization appear in pipeline parallelization. Currently in the workings
- Exploring process calculus semantics to help prove optimizations correct (or discover bugs ☺). For a long time our canonical semantics was the CPU execution model but that choice WAS JUST WRONG (too low-level)
- Ask me to see code, more optimizations, detailed evaluation of the optimizations and end-to-end performance numbers on our WiFi TX/RX implementation



www.github.com/dimitriv/Ziria